
HARI-0600 31 (1 of 6) FLASH EEprom Array Micro-Controller Processor 29 42.381 50 SHEETS 5 SQUARE 23 SYSTEM BUS 27 R.A.M 1/6 Device(s) F16. 1A EEprom Array 57 system Address/1014 Controller Logic and BUS Interface chip Reaisters 39 43 31 49 EEprom System Al Chip 1 59 Control To Other 1,mas E Eprom 45 Arrays EE prom Chip Select Chip Z 53 EE prom F/4. 18 chip N chip seiect

08/771,708

HARI-0600

(2 of 6)




220 - 211 sector REG sector serial Interface -213 sector 306107 227 REG sector REG 9 sector 237 Enable Erase Command/ Ve (Erase voltage) 241 251 209 761 FROM DECODER FIG_3A F16_ 36 RESET

08/771,708

HARI-0600


(3 of 6)



FIG_4

HARI-0600

(4 of 6)




SECTOR PARTITION


F16-5

08/11/108

HARI-0600

(5 of 6)





08/171,708

HARI-0600

(6 of 6)




FIG _ 8






FIG._ #, 9









FIG._4 12.








FIG._B: 14.





FIG._74, 15 A



.




FIG._8/4.17 A




FIG._98. 178





FIG._BO. 17C






FIG._# 19




FIG._13/4. 21A

1531

-CLK

BIASED CHIP'S

MASTER

REFERENCE

CELLS

READ I -

SECTOR'

LOCAL

REFERENCE

CELLS

1525

-CLK

- 1533

READ

1535

c 1523

SECTOR'S

MEMORY CELLS

ADDRESSED




FIG._188, 218




FIG._186, 21C


LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELS

RELATIVE TO THE LOCAL REF. CELLS, READ THE ADDRESSED CELLS

FIG._12B, 20B

- LOCAL REF. CELL'S ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS
- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- OETERMINE THE DIFFERENCES, IF ANY AND BIAS. THE MASTER REF CELLS' CURRENT'S SUCH THAT THE SAME READING IS OBTAINED RELATIVE TO THE BIASED MASTER REF. CELLS AS RELATIVE TO THE LOCAL REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE ADDRESSED (ELLS)

FIG._430, 2/0



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._图 22.




FIG._ 5 23




FIG._ 稿. 24




FIG._ 1. 25

22/22

	SELECTED CONTROL GATE V _{CG}	DRAIN V _D	SOURCE V _s	ERASE GATE V _{EG}
READ	V_{PG}	$ m V_{REF}$	v_{ss}	V_{E}
PROGRAM	V_{PG}	$V_{\mathtt{PD}}$	v_{ss}	V _E
PROGRAM VERIFY	$V_{\mathtt{PG}}$	V _{ref}	V _{ss}	V _E
ERASE	V_{pg}	${ m V_{REF}}$	V _{ss}	V _E
ERASE VERIFY	V_{PG}	$ m V_{REF}$	V_{ss}	V _E

2000 FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V _{PG}	V _{cc}	12v	V _{cc} +δV	V _{cc}	V _{cc} -δV
V _{cc}	5 v	5 v	5 v	5 v	5 v
V _{PD}	v_{ss}	8 v	8 v	v_{ss}	V _{ss}
V _E	v_{ss}	V_{ss}	V _{ss}	20 v	v_{ss}
unselected control gate	V _{ss}	V_{ss}	V_{ss}	V _{ss}	V _{ss}
unselected bit line	$V_{ m REF}$	$V_{ m REF}$	V_{ref}	V_{REF}	V _{REF}

 $V_{SS}=0V$, $V_{REF}=1.5V$, $\delta V=0.5V-1V$